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Abstract - In ACIDCIAC power conversion, the connec- 
tion of a Multi Point Clamped (MPC) rectifier with an 
MPC inverter simplifies the balancing of the voltages 
on the series-connected DC link capacitors as well as 
giving input power-factor correction capability. This is 
only true provided that an alternative balancing PWM 
control strategy is adopted instead of the standard 
PWM one. A control strategy is proposed which is 
based on the development of an energy function which 
may be minimized in real time by exploiting the exist- 
ing redundancies in power-converter switching states. 
This strategy may be easily implemented in a DSP con- 
troller and is usable with any number of voltage levels 
and inputloutput phases. A validation has been per- 
formed by simulating a 5-levels 3-phase MPC system 
and significant waveforms are presented. 
I. INTRODUCTION 
Multilevel converters have much to offer in the field of 
high-power conversion, especially in high-power motor 
drives and static var compensator applications. The multi- 
level conversion approach has several well known advan- 
tages. Namely, it gives waveforms with very low harmonic 
distortion at low switching-frequency operation; it allows 
high-power and high-voltage conversion using medium- 
power switches (e.g. IGBTs); and gives reduced electro- 
magnetic interference when compared with two-level con- 
verters. 
Three multilevel topologies are presently of most interest. 
These are the cascaded multilevel converter with separate 
DC sources [ l ] ;  the Multi Point Clamped (MPC) multi- 
level converter (known also as the diode clamped multi- 
level converter) [2]; and the flying capacitor multilevel 
converter [3]. For ACIDCIAC conversion, which is a 
common requirement in many high-power drives, the MPC 
topology is the best because it offers the easiest way to in- 
terconnect two AC ends [4] using a common capacitor 
bank. It also allows the number of input and ouput phases 
to be different. However, the proper use of this topology 
requires a correct balance of the DC-link capacitor volt- 
ages when non-zero real power is exchanged between the 
two AC ends. 
It has previously been thought that capacitor voltage bal- 
ance may be achieved with a class of loads which manage 
active power; particularly, high power AC drives [5]-[6]. 
That is to say, that the interconnection of an MPC rectifier 
and an MPC inverter would lead to a natural compensation 
of the capacitor-voltage unbalancing tendency which is 
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otherwise observed (with opposite signs) when the inverter 
and rectifier are operated separately. But in the technical 
literature it has not been pointed out adequately that correct 
voltage sharing is really only possible when a suitable 
modulation strategy is adopted. In this paper, it will be 
shown that, when standard PWM modulation is used on 
both sides of the whole conversion system to convert a 
non-zero real power, voltage balance is not possible if dif- 
ferent values of modulation index are adopted at the two 
AC ends. A fundamental requirement that every balancing 
strategy must satisfy, if balance is possible, will be pre- 
sented. This requirement is a generalization of a similar 
one presented previously in [SI. It is that every balancing 
strategy must lead to equal average current in every couple 
of capacitor bank taps belonging to the same level. 
Finally, a balancing control strategy that is valid for any 
number of voltage levels will be presented. The balancing 
technique proposed is based on using the redundancies in 
converter switching states that are allowed in the synthesis 
of line-to-line voltages, both on the line side and on the 
load side of the conversion system. The key idea of the 
balancing method is the representation of the unbalance 
phenomena in a suitable energy-based cost function so that 
an optimal control approach can be used to minimize the 
goal function and to achieve the correct capacitor voltage 
balance. 
11. STANDARD PWM MODULATION IN 
AC/DC/AC MPC CONVERTER 
To investigate the potential performance and the limita- 
tions of using separate standard PWM modulation strate- 
gies at the two ends of an MPC AC/DC/AC converter, a 
suitable model of these converters has been developed. The 
model allows the computation of the average current that 
flows into each capacitor and the quantities involved in it 
are shown in Fig. 1. To obtain a general result, which will 
be applicable to any standard PWM modulation type de- 
spite differing carrier waveform characteristics (mainly 
phasing) [7], the intermediate DC-link voltage V,,(. (i.e. the 
total voltage measured between the two extremes of the 
capacitor bank) has been considered to be composed of the 
sum of an infinite number of uniformly distributed voltage 
levels, indexed by a real valued abscissa y whose origin is 
A.  The average current of the capacitor at the abscissa y is 
given by the difference between the sum of all average cur- 
rents injected by the line and the sum of all average cur- 
rents drawn by the load, both computed between A and y ,  
0-7803-5662-4/99/$10.00 01999 IEEE 20 ISIE’99 - Bled, Slovenia 
Fig. 1 - Generalized DC-link capacitor bank model 
during the sliding of the phase taps imposed by the PWM 
strategy. In general, the frequencies of the waveforms can 
be different provided that their ratio is rational in order to 
ensure the periodicity of the phenomena under study. This 
assumption does not lead to a lack of generality because in 
practice any real frequency ratio is assumed to be close to a 
rational one. We have named T,,, the period of the wave- 
forms at the left side of the converter and T,,,, the period of 
the waveforms at the right side. Their ratio is T,,, / T,,, = N 
/ M, with M, N non-zero natural numbers. The load at the 
right side of the converter is here assumed to comprise per- 
phase linear impedances of modulus Z and phase q, but 
similar computations can be easily performed if the load is 
an electric motor that includes a voltage source in the 
equivalent circuit. The line current ir,,(g is assumed to 
have a displacement angle 6 with respect to the corre- 
sponding synthesized voltage v,,(t) on the rectifier side. 
This angle depends on the desired displacement angle v 
between ircc(t) .and the corresponding line voltage that is 
required to achieve power-factor correction of the con- 
verter. 6 also depends on ir,,(tJ amplitude itself because of 
the series impedances on the line side of the converter. The 
amplitude of ireL(tJ is consequently derived from the 
equivalence between the real power delivered to the load 
and that drawn from the mains supply. In this analysis the 
power losses in the whole system will be neglected. Both 
synthesized waveforms on the two sides of the converter 
can be pulse width modulated by independent modulation 
indexes mYeC and m,,,. With these assumptions, the ana- 
lytical expression for the average capacitor current at the 
abscissay, Iav(y), due to one phase only, is given by (1). 
When (1) is computed with equal modulation indexes, it 
reduces to zero regardless of the frequency values con- 
firming that when equal modulation indexes are used the 
capacitor voltage balance is possible for every load type. 
More interesting results are observed when mlnv is differ- 
ent from mrec Fig. 2 shows the plot of three times (1) 
when the following parameters are used: X ,  = 20 m (by 
convention adopted); V,,, = 1 1.2 kV; Z = 0.6 !2; mlnv = 0.4; 
v, = cos-'(O.S) rad; inrec = 1; (v= 0 rad; TYec = 0.02 S; M =  
1; N = 1. With the three-phase load, this leads to a real 
load-power of IOMW. Fig. 2 clearly shows the diverging 
behaviour of the capacitor voltage because the capacitor's 
average current inside the [a,b] interval is negative and 
decreases their voltages. 
The capacitors experience opposite behaviour outside the 
[a,b] interval. From the analysis of (1) it is evident that, in 
practice, it is generally not possible to reach a perfect ca- 
pacitor voltage balance with different modulation indexes 
at the two converter ends, using a simple standard PWM 
modulation scheme. Therefore, in general, more complex 
modulation strategies must be used to achieve voltage bal- 
ance when mrec # mi,,, even though this type of 
AC/DC/AC converter appears to have intrinsic balance ca- 
pability at first glance. in the next sections the authors pre- 
sent a fundamental prerequisite that every balancing 
modulation strategy must satisfy provided balance is pos- 
sible. Then an energy-based balancing strategy suitable for 
a wide range of load modulation-index values is presented. 
111. PREREQUISITE FOR 
CAPACITOR VOLTAGE BALANCE 
To deduce the necessary balancing condition it is useful to 
consider Fig. 3 which shows a generic AC/DC/AC MPC 
capacitor-bank with n (finite or infinite) capacitors. This 
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Fig. 2 The average capacitor current as a function of posi- 
tion in the DC-link capacitor chain 
configuration has 2n+2 taps connected to the two sides of 
the DC-link. n + l  of these taps are on to the mains side of 
the converter, the other n+l taps are on the load side. Ca- 
pacitors are connected between successive pairs of taps as 
shown in Fig.3. A prerequisite to be satisfied by every bal- 
ancing modulation strategy is that the average tap currents, 
indicated with the symbol < >, must obey (2) when as- 
sumed to have the direction shown in Fig. 3 
(i,(r)) = (ij(i)) vj, j = O..n 
Proving this assertion is straightforward. To be sure that 
the capacitor voltages have reached a steady state, it is 
necessary that, first of all, these voltages remain bounded 
within some limits. This implies that the average current in 
every capacitor must be zero. Then by considering a group 
of n cutsets Sl..Sj..Sn, where S j  contains the tap currents of 
both sides from $ to in, and applying Kirchhoff s Current 
Law (KCL) to any of these cutsets with the current direc- 
tions shown in Fig. 3, equation (3) is derived: 
(3) 
Averaging both sides of (3) and imposing the above men- 
tioned prerequisite, i.e. < ic, > = 0, V j  gives (4) 
Then for Sn and all subsequent cutsets: 
.L 
a + 
c- 
b 
(4) 
(io (r)) = -(in (r)) + . . . - (i (r)) + ( i  (i)) + . . . 
+(il(i))+(io(i)) = 
= (io<i>) 
Relationships developed in ( 5 )  validate the previous stated 
voltage balancing prerequisite With reference to Fig. 2, it 
is apparent that this is not satisfied by the standard PWM 
modulation strategy analyzed in the previous section, 
which does not exploit switching state redundancies in the 
synthesis of inverter and rectifier voltages. 
IV. CAPACITOR BANK ENERGY 
CONSIDERATIONS 
The previous results have shown that it is necessary to use 
a more complicated P W M  modulation strategy, different 
from the standard one, in order to achieve the correct ca- 
pacitor voltage balance when different modulation indexes 
are used at each side of the converter. The authors have 
developed a balancing strategy suitable for any number of 
levels which is easily implemented using a DSP controller. 
The idea in developing this balancing strategy has come 
from the observation that the total energy, &,,of the n- 
capacitor capacitor-bank, expressed in (6), has a con- 
strained minimum when all capacitor voltages are equal 
(provided capacitor- bank capacitors have the same ca- 
pacitance). The equality constraint is that the sum of all 
capacitor voltages is equal to the desired DC value and can 
be expressed as in (7). In (6), Cj is the capacitance of thej-  
th capacitor and vd is its voltage. 
n 
j=l 
c v  CJ .-vDc = o  (7) 
In the following computation we assume equal 
capacitances (C) for all capacitors. This corresponds to the 
practical situation. To prove the previous prerequisite we 
substitute constraint (7) into (6) expressing vCl as a 
function of the remaining n-1 capacitor voltages. Doing so 
lowers by one the number of free variables and gives a new 
function (8) with which we search for an unconstrained 
minimum in the n-I dimensional real space. Vector v is 
defined as in (8). 
Fig. 3 Generic AC/DC/AC capacitor bank 
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Expanding (8) as in (9) leads easily to the gradient vector 
computation for the f(v) function. The first partial 
derivatives of (9) are given by (IO).  
I1 2 
+ c vcp 1 p=2 
f 
By equating all partial derivatives given by (10) to zero 
and transferring the constant term C VI,,. to the right hand 
side of these equations, it is evident that all gradient 
elements must be equal to this same constant. It is 
therefore possible to write (1 1) which is valid for any yand 
Gvalues belonging to the set {2..n}. 
I1 n c vcq + 2 V q  = C V C l ,  +2VC8 
q=2 h=2 
4’Y h;t6 
(1 1 )  reduces to (12), and then by using (10) equation (13) 
is obtained. 
V C 6  + 2  VCY = VCY + 2  V c 6  
vc6 = vcY = VDc /n V 6,y E ( 2 . n )  (13) 
This proves that the only relative extrema is defined by 
equivalence among all capacitor voltages. The functionf(v) 
is everywhere differentiable inside its domain (V” ). This is 
also the only absolute extrema which is a minimum. 
Indeed, the Hessian of f(v) is the n-1 by n-1 matrix in (14). 
2 1 1  . . . . 1  
1 2 1 ... 1 
1 1 2 ... 1 
. . . .  . . . . . .  . . .  . .  
1 1 1 ..‘ 2 
Its k-th principal minors ( k  E {l,.n-l)) have positive 
determinants whose value is k+l .  This satisfies the 
necessary and sufficient condition for the positive 
definitiveness ‘of  the matrix and verifies the minimum 
nature of the extrema found. 
V. BALANCING STRATEGY 
In the previous section the authors showed that the total 
energy of the capacitor bank as defined in (6) has a 
minimum with the total DC-link voltage constrained to 
assume a desired value. The minimum of this energy is 
expressed in (1 5 ) ,  and the most interesting aspect is that Eh 
assumes Eh(,,,,n, exactly when all capacitor voltages are 
equal during voltage balance. 
VDCL 
Eb(min)  =-c- 2 n  
This minimum energy aspect is of interest for use as a goal 
criterion for an optimal control strategy that tries to drive 
the MPC converter capacitor-bank towards the condition of 
minimum energy, thus achieving the desired voltage 
balance. But to deal with an easier control implementation 
it is better to have a positive definite goal function that has 
zero as an absolute minimum value, in order to implement 
a strategy that must only try to drive the function towards 
this value. If we perform a suitable variable substitution in 
(6), it is possible to write a new function with the same 
properties of (6) but with zero as an absolute minimum. 
This function which will be our control goal is stated in 
(16) where it should be noted that it is ultimately time- 
dependent. In (16) the positive scale factor %C has been 
neglected because it does not affect the principle of the 
control strategy. 
2 
G(t) = ?( vc,(t)-?) 
j=l 
This goal function has a positive definite quadratic form 
that reduces to zero only at the point vcj(t)= VI,& for 
every value of indexj. Its total time-derivative is given by 
(17). 
The line-to-line synthesized voltages are constrained to be 
the difference between suitable standard PWM synthesized 
phase voltages, in order to preserve the desired harmonic 
contents in line-to-line voltages. The control strategy pro- 
posed tries to minimize (16) by choosing on-line one 
among a few redundant switching states which are able to 
give the required line-to-line voltages at the converter line 
side and at the load side. Minimization of (16) is achieved 
by choosing the switching state that gives the minimum 
value of derivative (1 7). When the operating conditions of 
the whole conversion system make possible the balance, 
the derivative (17) becomes negative for most of the time 
and consequently the goal function (16) converges towards 
its absolute minimum, i.e. the capacitor voltages converge 
towards a balanced state. Multiplying (16) and then (17) by 
a real positive constant does not alter the previous reason- 
ing. For this reason it is useful to choose as a constant the 
capacitance C of the capacitor bank because this choice 
simplifies the computation of the derivative in (17), now 
scaled by C. Indeed by multiplying (17) by C, the last term 
in the summation argument becomes the current that flows 
in thej-th capacitor, as (1 8) shows. The value of current icj 
is strongly dependent on the couple of redundant switching 
configurations chosen and it constitutes the term that 
mainly differentiates the value of ( 5 )  among the different 
set of redundancies. 
dt j=l 
To better explain this concept, it is useful to consider again 
Fig. 3 from which it is seen that the currents flowing in 
every capacitor are determined only by the non-zero tap 
currents included in the appropriate cutset for every ca- 
pacitor. The non-zero tap currents are those of the load- 
side and mains-side movable taps included in the appropri- 
ate cutsets. Different choices among the possible pairs of 
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redundant switching states leads to different currents in- 
cluded in the cutsets and then different capacitor currents 
ic,. From this reasoning it is also clear that number of sen- 
sors required to monitor all the electrical quantities to im- 
plement the control strategy in practice, is at a minimum 
and comprises n voltage sensors (one for every capacitor in 
the bank) and 4 current sensors. This is verified by think- 
ing about the possibility to compute all i,. currents only 
using the four independent phase currents dwo at the load 
side and the other two at the mains side) and by applying 
KCL to all the S j  cutset. This computation can be easily 
performed by the DSP controller software which selects 
the optimum tap positions for the next sampling instant. 
Ideally the minimization of (18) should be made at every 
time instant but this is impossible from a practical point of 
view and also when considering only the sampling instants 
of the DSP controller. Indeed, the DSP sampling frequency 
can be much higher than the maximum switching fre- 
quency allowed by the high-power semiconductor technol- 
ogy used; mainly because this choice would lead to an un- 
acceptably high number of commutations of the taps, 
which means an unacceptable fall in converter efficiency. 
For this reason the authors have made the important choice 
to search for the optimal redundant switching states that 
minimize (18) only when a change in any of the six syn- 
thesized phase-voltage levels is detected. The aforemen- 
tioned DSP choice is theoretically profoundly different 
from the continuous-time implementation of the strategy, 
because it unavoidably shifts the control technique to a 
discrete-time basis evaluated. To test the devised balancing 
strategy, a dynamic model of a five-level MPC converter 
and the related control system has been developed using 
SIMULINK. The control system comprises an inner loop 
that ensures the four capacitor voltages balance and an 
outer loop that ensures the line-side power-factor is near 
unity. Figs. 4, 5, 6 and 7 show some simulation results 
computed with the following operating conditions: 
Four lOmF capacitors. Carrier frequency of 1050Hz. 
0 Three-phase load with star-connected impedance of IZI= 
2.21 R and displacement power factor of 0.99 at 50Hz. 
0 Three-phase mains with line resistance Rs = 1mR and 
line inductance Ls  = 0.5mH. 
0 Mains line-voltages of 3990 V and 50 Hz. 
Desired total DC-link voltage of 8 kV. 
Fig. 4 shows the transient behaviour and the steady-state 
balanced value (2 kV) of the four DC-link capacitor volt- 
ages, when the PFC controller starts with zero amplitude 
line currents. The PFC controller also injects a suitable 
third harmonic contribution into every rectifier phase- 
voltage to maximize the line-to-line voltage for a given 
DC-link voltage. For this reason the modulation index, that 
here is always referred to the phase voltages, can be greater 
than one; up to 1.15. The upper graph in Fig. 4 shows the 
results when a high modulation-index, minv = 1.1, is used 
at the load side and the lower one shows the results when 
minv = 0.8. It is worth noting that it is difficult to achieve 
the balance with high modulation indexes because there 
are less redundant switching states to exploit. The strategy 
has been tested with an almost purely resistive load be- 
cause this is the worst type of load for capacitor voltage 
balancing, as confirmed by the analysis in section 11. 
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Fig. 4 The four DC-link capacitor voltages balanced by the 
strategy, a) with m,,,"=l.I , b) with m,,,=O.8 
Some tests have been made and results are shown in Fig. 4. 
The converter control system also has power factor correc- 
tion (PFC) capability, as illustrated in Fig.5 where phase-a 
voltage and current are displayed. To implement PFC, the 
controller takes information about the actual energy of the 
capacitor bank and compares it with the energy that the 
bank should possess in a balanced condition, in order to 
synthesize the opportune multi-level voltage at the con- 
verter line-side and to draw mains current with the correct 
amplitude and phase. Fig. 6 shows the derivative (18) in 
the two modulation-index cases plotted in Fig. 4. Graph (a) 
in Fig. 6 is (1 8) when m,,,, is 1.1 and graph (b) is the time 
moving average of (a) defined as M(t) in equation (19). 
In the steady state, (19) converges for t -+ 00 to the 
constant average value of (1 8). It is evident from Fig. 6 
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t ime[s]  
Fig. 5 Mains phase-a voltage and current 
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Fig. 6 Expression (18) together with its moving average 
for a,b) minv = I .  1 and c,d) minv = 0.8 [V.A vs. s axis] 
that, although the search for the negative minimum of (1 8) 
and consequently the satisfaction of the goal balancing 
function (16) is performed on a discrete time basis instead 
of a continuous one, the moving average value of (18) 
proves that the strategy is effective in achieving the 
capacitor voltage balance, especially as this applies at high 
modulation index values. Fig. 7 shows the V,b line-to-line 
voltage applied to the load together with its absolute error 
from the ideal waveform, which is defined as: Vab(real)- 
V,b(ideal). From Fig. 7 it is evident that the balancing 
strategy gives 3.75% maximum error in the line-to-line 
voltage, and this is achieved at high modulation index 
values. Fig. 8 shows the set of moving averages of the tap 
currents $(r) , $(g (excluding the lower ones); and from 
the graphs it is evident how the averages converge to the 
same values proving that the necessary condition expressed 
in section Ill is.satisfied by this modulation strategy. 
I I 
0 3 3  0 3 4  035 036 037 038 039 0 4  
time [SI 
033 034 035 036 037 038 039 0 4  
time [SI 
Fig. 7 V,b line-to-line voltage and its error from the ideal. 
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Fig. 8 The moving averages of tap currents [A vs. s axis] 
VI. CONCLUSIONS 
In this paper a modulation strategy for an AC/DC/AC 
MPC converter has been presented together with the proof 
that, as a rule, it is not possible to achieve DC-link 
capacitor-voltage balance using standard P W M  modulation 
at both converter sides. The PWM strategy presented here 
is based on the representation of the unbalance problem in 
a goal function suitable for an on-line optimal control 
method which can be implemented using DSP controllers. 
The underlying principle of the strategy comes from a 
minimum energy property of the capacitors bank when a 
desired DC voltage is imposed. From simulation results it 
has been confirmed that the strategy gives good balancing 
even under worst-case conditions (high mi,,,, and resistive 
load) while preserving low load-voltage distortion. 
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